The design for this module and su porting software have been described in previous papers P s4s5 and are summarized in Fig. 1 and Tab. 1. Three wirewrap prototype modules of the first SNOOP processor design3 are used for software and serial network development4 (Fig. 4) . A Zenith Z89 smart terminal with disk drive and attached printer is connected to one SNOOP processor module via the RS232 terminal port.
All three processor modules are linked by -the FASTBUS Serial Diagnostic Network (FSDN). The SNOOP FORTH operating system has been installed on these 68000 processor modules. Low-speed network tests similar to earlier ones with a 280 prototype system have been repeated, and the system hardware appears to be fully operational. Full-speed tests await integration of the serial network into the operating system Fig. 4 and Sect. C, above).
Program loading and control is done from the 289 terminal. A memory module' is also used as a slave in the crate.
The ECL section PC board has been fully loaded and bench checked.
We have also successfully completed simulator box-and computer tests of the processor interface and decoding hardware, the programmable wait-step logic, and the address and data traps. Checkout and testing of the history silo memory is in progress at . present.
III. Conclusion
Testing of the SLAC FASTBUS SNOOP prototype system is expected to continue for the next several months. Based on the experience and results gained from this development program, it is planned to produce an updated PC board layout including the 68000 processor section.
